Español
English
Català
Wifi

Double Bachelor's degree: Bachelor’s degree in Engineering in Industrial Organization and Logistics and Bachelor’s degree in Business Administration and Management

Universitat de Lleida

Polytechnic School & Faculty of Law, Economics and Tourism

Home Syllabus Teaching staff Detall

SAIZ VELA, ALBERT

Category: ASSISTANT LECTURER
Academic profile: Doctorate
Department: INDUSTRIAL AND BUILDING ENGINEERING
Email: albert.saiz@udl.cat

Teaching

Teaching Course Subject
Grau en Enginyeria en Organització Industrial i Logísitica 2 ELECTRICAL ENGINEERING BASICS
Degree in Chemical Engineering 2 ELECTRICAL ENGINEERING BASICS
Common branch in industrial engineering programs - Igualada 2 ELECTRICAL ENGINEERING BASICS
Doble titulació: Enginyeria en Organització Industrial i ADE 3 ELECTRICAL ENGINEERING BASICS

Research

Research profile: Logic, Optimization and Robotics(LOR)
Research projects Start date End date Main researchers
MetRES (Metabolic REconstruction Server): desarrollo y aplicación en estudio de principios de diseño biológico 01/01/2011 31/12/2013 RUI CARLOS VAQUEIRO DE CASTRO ALVES
Computación Avanzada para los Retos de la sOciedad digitaL 01/09/2021 31/05/2025 FERNANDO GUIRADO FERNÁNDEZ, JOSEP LLUIS LERIDA MONSO
Thesis Year Direction
Accurate design of charge pump circuits from model to silicon. Development of multi-stage System-in-Package devices for battery-powered applications. 2011 Pere Miribel Català
Publications Year Authors Type
Didactic platform for DC motor speed and position control in Z-plane 2021 Pallejà Cabré, Tomàs; Saiz Vela, Albert; Tresanchez Ribes, Marcel; Moreno Blanc, Javier; Ribó Pablo, Jose; Clariá Sancho, Francisco Article d'investigació
A low-cost development platform to design digital circuits on FPGAs using open-source software and hardware tools 2020 Saiz-Vela, A.; Fontova, P.; Pallejà, T.; Tresanchez, M.; Garriga, J.A.; Roig,C; Acta congrés
Plataforma de desarrollo de bajo coste para implementar circuitos digitales en FPGAs mediante hardware y software libre 2020 Saiz-Vela, A.; Fontova, P.; Pallejà, T.; Tresanchez, M.; Garriga, J.A.; Roig,C; Acta congrés
Introducció al llenguatge assemblador: Simulador de Von Neumann 2019 Vilaplana, Jordi; Saiz, Albert Llibre docent
A Multiharvested Self-Powered System in a Low-Voltage Low-Power Technology 2011 Colomer-Farrarons, J.; Miribel-Catala, P.; Saiz-Vela, A.; Samitier, J. Article d'investigació
Charge Pump Design for high-voltage biasing applications in piezoelectric-based miniaturized microrobots 2009 Saiz-Vela, A.; Miribel-Català, P.; Colomer, J.; Puig-Vidal, M.; Samitier, J. Article d'investigació
Ripple reduction on skipping-based regulated two-phase voltage doubler charge pump 2009 Saiz-Vela, A.; Miribel-Catala, P.; Colomer, J.; Samitier, J.; Article d'investigació
Power-Conditioning Circuitry for a Self-Powered System Based on Micro PZT Generators in a 0.13 m Low-Voltage Technology 2008 Colomer Farrarons, J.; Miribel-Català, P.; Saiz-Vela, A.; Puig-Vidal, M.; Samitier, J. Article d'investigació
Low-voltage low-power reference circuits for an autonomous robot: I-SWARM 2007 Colomer, J.; Saiz-Vela, A.; Miribel-Català, P.; Puig-Vidal, M.; Samitier, J. Article d'investigació
Accurate design of high-voltage multistage voltage doublers based on compact mathematical model 2007 Saiz-Vela, A.; Miribel-Catala, P.; Colomer, J.; Puig-Vidal, M.; Samitier, J.; Article d'investigació
Efficient low-voltage low-power Converters for Self Powered Microsystems (SPMS) based on 0.13um technology 2006 Colomer, J.; Saiz-Vela, A.; Miribel, P.; Viladoms, M.; Puig-Vidal, M.; Samitier, J. Article d'investigació
An Efficient 2-stage Fractional Charge Pump based on Frequency Regulation 2005 Saiz-Vela, A.; Miribel-Català, P.; Puig-Vidal, M.; Samitier, J. Article d'investigació